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This report describes the work performed under NASA contract


NAS8-31905 by the RCA Solid State Division, Somerville, N.J. facility


and the integrated-circuits manufacturing facility in Findlay, Ohio.


This report covers Phase I of the contract and the time period from


May 1976 to December 1976.


In order for the results from Phase I (250'C) to be meaningful, data


generated from Phase II (200C)and Phase III (125*C) must be considered.
 

This data, although preliminary, is included in this report. Subsequent


reports will tie the data from all three phases of this contract


together so that meaningful analyses and recommendations can be made.
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The need for a practical short-term test program, the results of


which can be meaningfully interpreted to predict the long-term reliability


of CMOS microcircuits, has been recognized. Many months if not years


are required to run a life test under conditions reflecting actual


applications and requirements of Class A devices- The impracticality


of such a test led to the reliance by the industry on long-term


reliability predictions based on interpolations of results gathered


from accelerated life tests. It is essential to run long (thousands of


hours) 125 0 C life tests to confirm experimentally the validity of such


interpolations for CMOS devices. There is a definite possibility that


accelerated tests cause the temperature thresholds of a device to be


exceeded, thus triggering failure mechanisms unrelated to a device's


operation within its specified ratings. The somewhat arbitrary limits


established for the use of accelerated life tests must be either


experimentally confirmed or revised in accordance with experimental data.


The varying complexity of present day CMOS devices should be recognized as


a factor in reliability predictions.


The purpose of this program is to determine the consistency of


the CMOS microcircuit activation energy between the range of 1250 C to


2000 C and the range of 2000C to 2500 C. Also, this program will determine
 

the relationship of accelerated life-test failures to rated temperature


operation and develop a test specification for accelerated life tests


within the scope of the M38510 specifications.


The program encompasses three phases. Phase I is the 2500 C accelerated


life test, Phase II is the 2000 C accelerated life test, and Phase III














The objective of Phase I of this program is:


1. 	 To conduct an accelerated life test of sufficient duration


to generate a minimum of 50% cumulative failures in each


lot of devices. This data coupled with data generated in


Phase II and Phase III should provide a basis for determining


the consistency of the activation energy among the three


temperatures (250 0C, 200'C, and 125°C).


2. 	 To provide a basis for recommendations of conditions and








3. 	 To determine whether any thresholds are exceeded during


the high temperature testing, which could trigger failure


mechanisms unique to that temperature.


4. 	 To determine the usefulness of the 250C temperature life 










The choice of microcircuit devices for this program was made


according to the following criteria:


1. High-reliability Class A devices.








The following microcircuit types were chosen for this program:


MIL DESIGNATIONS GENERIC NAMES FUNCTION








M38510/05101ADX CD4013A "D"-type flip-flop








The devices are in flat packs with weldable leads. Solder-dipped


leads could not be used at temperatures above the solder melting point.


These devices were tested to the individual 1218510/50 specifications.


Table III of these specifications is attached to this report as Table I


(CD4011A), Table II (CD4013A), and Table III (CD4024A). The table


specifies the electrical parameters' test conditions and limits for the


group A testing for individual microcircuits. Subgroups 1,2,3,7, and 8


were performed at each measurement point throughout the test program and
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TABLE III - Device, Cfl4O24A, N3851C/05605AlX, Group A Inspecti.on. 
Further detailed description of these microcircuits is given in


Figs. 1 through 7. Photographs of chips with dimensions grid, magnified


photographs with detail visibility, logic diagrams, and circuit diagrams


in these figures provide a basis for comparison of the chip sizes and


complexities of the microcircuits involved.


The table below summarizes these factors.


No. of active Number of Numher of 
Type Si Area elements inputs outputs 
CD4011A 1.9 mm 13 8 4 
CD4013A 2.1 mm2 64 8 4 






























Grid Graduations Are In Mils (10 3 Inch) 
B C 
Millimeters Mils Millimeters Mils 












CD4013AH 41-49 1042-1244 70-78 1778-1981 48CD4014AH 79-87 2007-2209 81-89 2058-2260 4-10 0102-0254 33-43 0084-0109 
85 











Grid Graduations Are In Mils (10. 3 Inch) 
A* B* C D ' CHIP THICKNESS 
TYPE Mds Mihmeters Mils Milmeters Mils Millimeters Mils Millimeters Mils Millimeters 
CD4O23AH 53-61 1347-1549 53-61 1347 -1549 4-10 0102-0254 33-43 0084-0109 5-90127-0288 
CD4024AH - 73-81 1855-2057 82-90 2083-2286 
C04025AH 49-57 1 245-1447 51-59 1297-1498 
CD4026AH 89-97 2261-2463 89-97 2261-2463 4-10 0102-0254 33-43 0084-0109 5-90127-0228 
* The photographs and dimensions of each COS/MOS chip represent a cleavage angles are 570 ,nstead of 900 with respect to the face of the 
chip when it is part of the wafer When the wafer is cut into chips, the chip Therefore the isolatedchip is actually 7 rils 10 17 mm) larger 
in both the A and B dimensions 
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TEST VOLTAGE AND BIAS


The choice of bias was dictated by the desire to further accelerate


the life testing process by stressing the n-channel transistor to


possibly the worst-case condition. The available evidence suggests


that the n-channel transistor in CMOS microcircuits is the weak link when


biased to the off condition (gate is low with respect to drain). The


drain-to-source and drain-to-gate potentials set up under this bias


accelerate movement of the positively charged (usually sodium) particles.


These particles are thought to accumulate in the oxide, thereby neutralizing


the effect of the negatively biased gate and setting up a mechanism for


potential leakage. The biases used are shown in the pin connection


diagrams of Fig. 8. The operating voltage was chosen as 12.5 volts dc to
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The test matrix was developed and is shown in Table IV. Devices


were selected from three lots in each type to represent broad process


variations. The program encompasses 3 life-test temperatures. Each


lot is represented by 20 test devices in each life test for a total of


60 test devices of each type. Each test sample of 20 test devices had,


in addition, 5 control devices which were monitored at each measurement


point together with the test devices, but were not life tested.


Prior to beginning of the contract, trial runs were started. Data


from those runs prompted the introduction of more measurenent points for


the 250'C as well as the 200C life test. The testing at each measurement



















0 hrs, subgroups 1,2,3,7,8 
16 hrs, subgroups 
(32 hrs, subgroups 
(64 hrs, subgroups 
120 hrs, subgroups 
250 hrs, subgroups 
300 hirs, subgroups 








M38510/051 01 ADX 
3 lots of 60 each 
180 total 
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(64 hirs, subgroups 
120 hrs, subgroups 
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500 hrs, subgroups 
1000 hrs, subgroups 
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180 total 
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1000 hrs, subgroups 
(5000 hrs, subgroups 
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DATA PRESENTATION AND ANALYSIS


The test measurement results obtained in the course of this program


were considered in three ways.


1. 	 Data from the three life-test temperature cells (2500C,


2000C, and 1250C). This data includes failure attributes


summary, parameter trend tables and curves, and failure


rate 	 versus time charts.


2. 	 Results that require data from failure analysis. This report








Tables V, VI, and VII give the cumulative failures per type for


each life-test temperature cell versus time. In an attempt to minimize


the arbitrariness in the failure definition, the failure attributes


data 	 is presented in the following ways.


1. 	 Column I. The failures are defined in accordance with
 

the M38510/50 individual specifications limits as given in


Table III of these specifications (Tables I, II, and III of


this report). All failures are counted including the con­

tinuity failures. This data is not plotted.


2. 	 Column II. Less continuity. The continuity failures are


excluded from the count if the failure analysis reveals:
 

(a) burned-out metallization indicating possibility of external


influence, (b) automated testing problems steming from


improper socket contact. The failure as in (b) is really a










TABLE V - SUM ARY OF FAILURE ATTRIBUTES 
(CD4011A) 
I II III 
ALL FAILURES LESS CONTINUITY LESS M4ARGINAL LEAKAGE 
Temp. Lot/Hrs 16 32 64 120 16 32 64 120 16 32 64 120 
2500C 40 0/19 0/19 0/17 16/17 0/19 0/19 0/17 16/17 0/19 0/19 0/17 16/17 
50 2/20 6/20 8/20 16/20 2/20 6/20 8/20 15/19 0/20 1/20 2/20 15/19 
60 2/20 2/19 8/19 18/19 2/20 2/19 8/19 0/1 0/20 0/19 5/19 0/1 
Total 4/59 8/58 16/56 50/56 4/59 8/58 16/56 31/37 0/59 1/58 7/56 31/37 
% 7 14 29 89 7 14 29 84 0 2 13 84 
Temp. Lot/Hrs 64 120 250 500 1000 64 120 250 500 1000 64 120 250 500 1000 
200 0C 43 0/20 0/20 0/20 0/20 0/20 0/20 
53 1/20 1/20 1/20 1/20 1/20 1/20 0/20 0/20 1/20 
63 2/20 2/20 2/20 1/19 1/20 1/20 0/19 0/20 0/20 
Total 3/60 3/60 3/40 2/59 2/60 2/40 0/59 0/60 1/40 
% 5 5 7.5 3 3 0 0 
Temp. Lot/Hrs 168 500 1000 168 500 1000 168 500 1000 
125 0C 40 0/20 0/20 0/20 0/20 0/20 0/20 0/20 0/20 0/20 
50 0/20 0/20 2/20 0/20 0/20 0/18 0/20 0/20 0/18 
60 0/20 0/20 0/20 0/20 0/20 0/20 0/20 0/20 0/20 
Total 0/60 0/60 2/60 0/20 0/20 0/58 0/60 0/60 0/58 
% 0 0 3 0 0 0 0 0 0 
TABLE VI - SUNi4ARY OF FAILURE ATTRIBUTES 
(CD4013A) 
I II III 
ALL FAILURES LESS CONTINUITY LESS MARGINAL LEAKAGE 
Temp. Lot/Hrs 16 32 64 120 16 32 64 120 16 32 64 120 
2500C 41 2/20 10/20 2/20 8/18 0/20 1/18 
81 5/20 7/20 15/15 5/20 6/19 15/15 5/20 5/19 15/15 
21 2/20 12/20 1/19 11/19 0/19 6/19 
Total 9/60 29/60 15/15 8/59 25/56 15/15 5/59 12/56 15/15 
% 15 48 100 14 45 100 8 21 100 
Temp. Lot/Hrs 64 120 250 500 1000 64 120 250 500 1000 64 120 250 500 1000 
200-C 83 1/20 4/20 5/20 8/20 0/19 1/17 1/16 3/15 0/19 1/17 1/17 2/15 
43 0/20 2/20 2/20 2/20 0/20 0/18 0/18 0/18 0/18 0/18 0/18 0/18 
Total 1/40 6/40 7/40 10/40 0/39 1/35 1/34 3/33 0/37 1/35 1/35 2/33 
% 5 15 18 25 0 3 3 9 0 3 3 6 
Temp. Lot/Hrs 250 1000 250 1000 250 1000 
1250C 42 0/20 0/20 0/20 
82 0/20 0/20 0/20 
22 0/20 0/20 0/20 
Total 0/60 0/60 0/60 
% 0 0 0 
TABLE VII - SIMMARY OF FAILURE ATTRIBUTES 
(CD4024A) 
I II III 
ALL FAILURES LESS CONTINUITY LESS MARGINAL LEAKAGE 
Temp. Lot/Hrs 16 32 64 120 16 32 64 120 16 32 64 120 
250 0C 51 2/20 13/19 2/20 12/18 1/20 11/18 
61 8/20 15/20 6/18 13/18 4/18 13/18 
32 7/19 10/18 18/18 7/19 10/18 18/18 7/19 9/18 18/18 
Total 17/59 38/57 18/18 15/57 35/54 18/18 12/57 33/54 18/18 
% 28 66 100 26 65 100 21 65 100 
Temp. Lot/Hrs 64 120 250 500 1000 64 120 250 500 1000 64 120 250 500 1000 
2000C 53 0/20 3/20 11/19 0/20 3/20 11/19 0/20 2/20 7/19 
33 0/20 1/20 7/20 0/20 1/20 7/20 0/20 1/20 7/20 
63 3/20 3/20 11/20 3/20 3/20 11/20 0/20 0/20 7/20 
Total 3/60 7/60 29/59 3/60 7/60 29/59 0/60 3/60 21/59 
% 5 12 49 5 12 49 0 5 36 
Temp. Lot/Hrs 250 1000 250 1000 250 1000 
125 0C 52 0/20 3/20 0/20 3/20 0/20 0/20 
34 0/20 3/20 0/20 0/17 0/20 0/17 
62 3/20 3/20 3/20 3/20 0/20 0/20 
Total 3/60 9/60 3/60 6/57 0/60 0/57 
5 15 5 11 0 0 
3. 	 Column III. Less marginal leakage. The marginal leakage


devices are subtracted from the count of Column II. The


marginal leakage failures are those which have their measured


leakages below the clamped values. The clamped values for


each type are given in the table below; they are determined by








Type 250C 1250C 250C 1250C 
CD4011A 159.8 nA 1598 nA 15.98 nA 159.8 nA 
CD4013A 1598 nA 15.98 pA 15.98 nA 159.8 nA 
CD4024A 1598 nA 15.98 1A 15.98 nA 159.8 nA 
It is believed that in presenting the data this way, devices


which indicate a higher probability of becoming non-functional in the
 

application will be segregated from those devices which have leakage


increases but that would not affect system functioning.


The data tabulated in Tables V, VI and VII, "Summary of Failure


Attributes" has been plotted in Figs. 9 through 16. The graph paper


used is log normal since this type of accelerated testing is expected


to have a log-normal distribution. For the log-normal distribution,


the failure rate at any given time can be calculated. The curve allows


one to get a quick indication of whether the failure rate is increasing


or decreasing. In addition, this type of plot provides the ability








Figs. 9 and 10 indicate the failure rate at 2500C versus time.


Some observations can be made at this point in regard to these results:


1. 	 The percent of the CD4011A is significantly lower than
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2. 	 There is a noticeable increase of CD4011A failure rate and


a change in distribution between the 64 hour and the 120


hour measurement points, indicating that perhaps some as


yet 	 unidentified threshold has been exceeded.


3. 	 The difference in failure rates between CD4OllA, CD40l3A


and CD4024A suggests a desirability to consider the chip


size and/or the complexity of a microcircuit as a possible


factor influencing failure rates. This observation supports


a conclusion arrived at in another report prepared by








4. 	 The high percentage of failures observed during the early
 

measurement points (16 hours and 32 hours) as well as


significant failure-rate changes between the 64 hour and
 

the 120 hour measurement points suggest a desirability of even


more frequent measurement points. This is especially applicable


to the 250'C life test. Some improvement in that direction has


been implemented, following consequent recommendation, by


introducing the 32 hour and the 64 hour measurement points for


the 2500C life test and the 64 hour measurement point for


the 2000C life test.


5. 	 For the present, we are inclined not to recommend the 2500C








a. 	 The three CMOS device types listed, CD4011A, CD4013A, and


CD4024A did not meet the requirements for Class A


conformance testing delineated in l4IL Std 883A Method


5005.3, Table 11(a), Subgroup 5; 250CC testing.








c. 	 Sample selection presents difficulty because solder-dipped


leads, the standard finish for Class A devices, cannot be


used at such high temperature.


d. 	 Presently available high-temperature carriers are too


brittle and present considerable handling problems in








Figs 11 through 16 are included to give an insight into the failure rates


at the 200'C life test and the 125 C life test. Although the early measurement


points suggest lower failure rates, no definite statements to that effect can


be made until data from more measurement points is available.


Tables VIII, IX, and X give for the 250 0C test cell the means, the


standard deviation, and the high value at each measurement point on the per


lot basis for the surviving devices at two measurement temperatures, 25°C


and 125 0 C. Figs. 17, 18, and 19 represent plots of mean averaged over three


lots for each type and at two temperatures. The surviving units are defined


as those the readings of which did not reach the clamped values. Clamped


values are the upper limits of the instrument range to which the automated


measurement system is set. The table on page 31 gives clamped values for I$S


for each type at 250 C and 1250 C measurement temperatures.


There are three ISS tests in the lf58510/05001ADX (CD4011A) specifications
 

The results of all three of these tests were used in the parameter trend


tables and graphs. From the M38510/05101ADX (CD4013A) and 1138510/05605ADX


(CD4024A) test results, three ISS tests for each type were selected to avoid


presentation of repetitious data. The selected ISS test data indicated the


greatest parameter shift. The leakage versus time plot indicates a fair


stability for the surviving CD4011A, but show considerable movement for the


CD4013A and CD4024A. The 250 C measurements seems to track the 1250 C measure­

ments, indicating that for the purpose of observing leakage shift, both








TABLE VIII - ISS Trend with Time for the M3851O/05001ADX (CD4011A) 
Time 0 Hrs 16 Hrs 32 Hrs 64 Hrs 120 Hrs 
Test # 50 51 52 50 51 52 50 51 52 50 51 52 50 51 52 
Lot# Unit nA nA nA nA nA nA nA nA nA nA nA nA nA nA nA 
Mean 017 016 044 075 11 27 083 107 139 1 104 127 068 108 037 
, 5361740 SD 027 036 059 025 076 019 018 013 017 020 009 033 03 308 032 
E 
HV 07 1 13 11 11 3 12 12 16 14 13 15 1598 1084 12 
_= Mean 065 101 137 2 132 34 373 322 555 355 348 521 22 176 070 
6153050 SD 04 01 016 22 044 056 631 128 787 23 091 38 289 119 014 
HV 12 12 17 31 31 56 304 82 38 118 63 197 108 3 09 
o Mean 007 088 1 13 09 14 34 067 12 155 161 193 223 
6153060 SD 009 01 012 12 11 23 035 032 034 078 054 075 
HV 02 1 14 57 55 125 12 2 25 35 31 47 
Unit pA MA pA puA pA p1A pA pA pA uA pA pA pA pA pA 
Mean 1002 67 74 1257 1003 721 1317 969 734 1346 898 728 3014 4575 115 
5361740 SD 196 397 16 264 19 146 284 20 15 334 235 156 361 1 4151 244 
HV 136 109 98 172 132 97 188 137 103 193 133 104 1393 751 158 
Mean 1437 641 1262 17511038 130 1801 971 1252 1961 891 2303 259 3952 1036 
6153050 SD 533 366 31 477 262 365 53 176 397 604 228 2952 1371 5092 308 
HV 222 103 197 265 124 197 284 125 200 292 117 1086 499 227 176 
-
o Mean 63 796 513 767 793 485 771 786 49 45 428 277 
to 
V2 6153060 SD 26 264 185 28 251 198 301 257 1922 21 182 153 




TABLE IX - ISS Trend with Time for the M38510/05101ADX (CD4013A) 
Time 0 Hrs 16 Hrs 32 Hrs 64 Hrs 120 Hrs 
Test # 50 55 60 50 55 60 50 55 60 50 55 60 ____ 
Lot Unit nA nA nA nA nA nA nA nA nA nA nA nA 
Mean 00 00 00 1 1 08 14 00 00 05 _ 
3 5393021 SD 0000 00 46 08 10 00 00 10 
____ HV 00 00 00 200 30 30 00 00 30 

0'Mean 00 00 00 00 05 12 00 00 01 

6123241 S D 00EE00 00 00 08 1 1 00 
 00 02 _ __ _____ 
H V 00 00 00 00 30 30 00 00 10 
o Mean 00 00 0008 1 620 41 0 870 950 310,318 398 ___ 
N 6153081 SD 00000024 26 26 1400 360 3900890117 137 
H V 00 00 00 70 11 0 11 0 5700 1500 1600 330 4 4-7 5 0-7 
Unit pA MA pA pA pA pA pA pA pA pA PA pA ____ 
Mean 0093 007 0092 027 012 019 067 25 24 __ __ ____


5393021 SD 0013 0015 0013065001001325 35 28 -

EH V 012 012 012 30 013 041010 8


Mean 011 012 012 028 0 19 021 008 11 0 013 __ ____ 
6123241 SD 001 0009 001 075 036 046 002 008 01


H V 013 013 013 35 17 22 0 13 042 052 
M oMean 0072 0074 0074 024 057 064 084 05 053 058 028 035 _ __ 
N 6153081 S D 0009 0007 0008 054 12 14 24 11 12 061 041 05 




TABLE X- ISS Trend with Time for the M38510/05605ADX (CD4024A) 
Time 0 Hrs 16 Hrs 32 Hrs 64 Hrs 120 Hrs 
Test # 60 63 67 60 63 67 60 63 67 60 63 67 






4581 5335 558 334 
109361109811057 129 
418 417 418 565 
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Fig. 18 - CD4013A; ISS vs time; three-lot average of mean. Only one lot


was kept on life test to 64 hours. Value of ISS < 0.1 nA are
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Fig. 19 - CD4024A; ISS vs time; three-lot average of mean. Only one lot












Two types of continuity failures were identified; socket problems and








Lot 6153060 (18/19) has failed continuity test at the 120-hour measure­

ment point. Further tests confirmed open leads in 18 devices. External


examination did not reveal lead oxidation sufficient to cause continuity


problems. Consequently, two devices were opened and examined under a


microscope. VSS metal was found open in both devices. Fig. 20 shows


photographs of one of the failed chips. No explanation for these failures


will be offered at this point except to note that this type of failure is not


likely to result from a gradual deterioration of the microcircuit. Further


failure analysis of these devices is needed.


The predominant failure mode for all three device types is total leakage,
 

ISS and/or input leakage, IIL' IIII* To help determine~the cause of the


increase, leakage devices were baked at 2000C, no bias for 24 hours. These


devices are being retested to determine whether the leakage levels have been


reduced. Reduction in leakage after a high-temperature bake is generally
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Recognizing that broad recommendations cannot be made until additional








1. 	 The three CMOS device types tested, CD4OllA, CD4013A and CD4024A


did not meet the requirements for Class A conformance testing








2. 	 The utility of a 250'C accelerated life test as a predictor for

















Acknowledgement is given Mr. E. Reiss for his guidance in this project,


to Messrs. L. Campbell and F. Gusler for developing and implementing the


computer test programs to Mr. H. Ahlers who had the difficult task of running


an engineering program in a production environment, to Mr. C. Petrizzio


and members of the Design Automation activity for ther efforts in computer


data analysis, and to Mr. S. Kukunaris for his help in statistical data


analysis.


51


